
Z 3

(March 19th @ 5:30 pm)

PROBLEM 1 (30 PTS)


• Complete the timing diagram of the circuit whose VHDL description is shown below:



```
process (rstn, clk, a, b, x)
 if rstn = '0' then
     qt <= '0';
  elsif (clk'event and clk = '1') then
      if x = 1' then
          qt <= a xor b;
      end if;
   end if;
end process;
q <= qt;
```

PROBLEM 2 (35 PTS)

. Complete the timing diagram of the following state machine:



PROBLEM 3 (35 PTS)

• Complete the timing diagram of the following circuit: $Q = Q_3 Q_2 Q_1 Q_0$

